gpo.zugaina.org

Search Portage & Overlays:

sci-electronics/yosys

framework for Verilog RTL synthesis

Screenshots

  • yosys-0.70
    ~amd64

    View      Download      Browse     License: ISC   
    Overlay: salfter
  • yosys-0.69
    ~amd64
    +llvm_slot_21 llvm_slot_18 llvm_slot_19 llvm_slot_20

    View      Download      Browse     License: ISC   
    Overlay: vowstar
  • yosys-0.69
    ~amd64
    +llvm_slot_21 llvm_slot_18 llvm_slot_19 llvm_slot_20

    View      Download      Browse     License: ISC   
    Overlay: guru
  • yosys-0.68
    ~amd64
    +llvm_slot_21 llvm_slot_18 llvm_slot_19 llvm_slot_20

    View      Download      Browse     License: ISC   
    Overlay: guru
  • yosys-0.56
    ~amd64
    +abc clang +libffi +libedit readline python python_single_target_python3_11 python_single_target_python3_12 python_single_target_python3_13

    View      Download      Browse     License: ISC   
    Overlay: xdch47
  • yosys-0.19
    ~amd64
    tcl libffi readline libedit zlib test

    View      Download      Browse     License: ISC   
    Overlay: qsx