gpo.zugaina.org

Search Portage & Overlays:

sci-electronics/yosys

framework for Verilog RTL synthesis

Screenshots

Runtime Dependencies

yosys-9999

yosys-0.57

yosys-0.57

yosys-0.56


!readline?
      ( libedit?
            ( dev-libs/libedit:= )
       )

readline?
      ( sys-libs/readline:= sys-libs/ncurses:= )

dev-lang/tcl:=

python?
      ( python_single_target_python3_11?
            ( dev-libs/boost[python_targets_python3_11
                  (-)
            ] )
       python_single_target_python3_12?
            ( dev-libs/boost[python_targets_python3_12
                  (-)
            ] )
       python_single_target_python3_13?
            ( dev-libs/boost[python_targets_python3_13
                  (-)
            ] )
       )

libffi?
      ( dev-libs/libffi )

sys-libs/zlib

python?
      ( python_single_target_python3_11?
            ( dev-lang/python:3.11 )
       python_single_target_python3_12?
            ( dev-lang/python:3.12 )
       python_single_target_python3_13?
            ( dev-lang/python:3.13 )
       )

media-gfx/xdot

yosys-0.40-r1

yosys-0.40

yosys-0.32

yosys-0.19