gpo.zugaina.org

Search Portage & Overlays:

sci-electronics/yosys

framework for Verilog RTL synthesis

Screenshots

  • yosys-0.56
    ~amd64
    +abc clang +libffi +libedit readline python python_single_target_python3_11 python_single_target_python3_12 python_single_target_python3_13

    View      Download      Browse     License: ISC   
    Overlay: xdch47