sci-electronics/sby
Front-end for Yosys-based formal hardware verification flows
ChangeLog
commit 423f66557034c4bddcf311162390ea6253232e61
Author: Huang Rui <vowstar@gmail.com>
Date: Sat Dec 6 20:35:35 2025 +0800
sci-electronics/sby: new package, add 0.60
Signed-off-by: Huang Rui <vowstar@gmail.com>
Author: Huang Rui <vowstar@gmail.com>
Date: Sat Dec 6 20:35:35 2025 +0800
sci-electronics/sby: new package, add 0.60
Signed-off-by: Huang Rui <vowstar@gmail.com>


View
Download
Browse