sci-electronics/qsoc
Quick System on Chip Studio for SoC design and Verilog code generation
Reverse Dependencies
Reverse dependancies are sometimes conditional based on your USE flags, Ebuild version and sometimes other packages. please keep this in mind.


View
Download
Browse